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Abstract
A hash function H is a computationally efficient function that maps bitstrings of arbitrary length to bitstrings of fixed length,
called hash values. Hash functions have a variety of general computational uses. They are used in processors to augment the
bandwidth of an interleaved multibank memory or to enhance the utilization of a prediction table or a cache. In this paper, we
design new XOR-based hash functions, which compute each set index bit as XOR of a subset of the bits in the address by using the
concepts of rank and null space. These are conflict-free hash functions which are of different types according to whether m is even
or odd. To apply the constructed hash functions to the skewed-associative cache, we show that the degree of interbank dispersion
between two hash functions is maximal.
c© 2007 Elsevier Ltd. All rights reserved.
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1. Introduction
A hash function H is a computationally efficient function that maps bitstrings of arbitrary length to bitstrings
of fixed length, called hash values. Hash functions have a variety of general computational uses. They are used in
processors to augment the bandwidth of an interleaved multibank memory or to enhance the utilization of a prediction
table or a cache [1–6]. The basic requirements for designing hash function are: the input can be of any length, the
output has a fixed length, H(x) is relatively easy to compute for any given x , H(x) is 1-way, and H(x) is conflict-free.
Bank conflicts can severely reduce the bandwidth of an interleaved multibank memory and conflict misses increase
the miss rate of a cache. Therefore it is important that a hash function has to succeed in spreading the most frequently
occurring patterns over all indices. So it maps the elements of the frequently occurring patterns without conflicts.
Frailong et al. [7] suggested XOR-schemes that allowed parallel access to all previously mentioned data templates,
which are of use in image processing and numerical analysis. Vandierendonck et al. [8] constructed XOR-based
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hash functions which provided conflict-free mapping for a number of patterns for multibank memories and skewed-
associative caches. They used fundamental notions of null space and column space for constructing these functions [8].
Their functions map 2m bits to m(= 2k) bits which are conflict-free. But they did not construct hash functions which
are conflict-free when m is odd. Also they constructed two XOR-based hash functions for skewed-associative caches
[8–10]. But the degree of interbank dispersion between two hash functions is less than 2m, which is the maximum
degree between them. So they changed the basis of one hash function to overcome this problem.
In this paper, we design new XOR-based hash functions, which compute each set index bit as XOR of a subset of
the bits in the address by using the concepts of rank and null space [11–14]. These are conflict-free hash functions
which are of different types according to whether m is even or odd. To apply the constructed hash functions to the
skewed-associative cache, we show that the degree of interbank dispersion between two hash functions is maximal.
And thus we need not change the basis of the null space of the constructed hash functions.
2. Hash functions
In this section we introduce XOR-based hash functions in a general way and then we describe their representation
by a vector–matrix product. Hash functions are used in processors to increase the bandwidth of an interleaved
multibank memory or to improve the use of a cache. They map an address to a set index. Since all indices are used,
the function should be surjective.
Definition 2.1. A hash function is a function from {0, . . . , 2n − 1}(:= A) of n bit addresses to {0, . . . , 2m − 1}(:= S)
of m bit indices (m < n).
Especially XOR-based hash functions can be modeled by means of a matrix representation and by using null
spaces.
1. The matrix representation
An n bit address a is represented by a bit vector a1, . . . , an . A hash function mapping n bits to m bits is
represented as a binary matrix H with n rows and m columns. Since H is surjective, the image of A is S. Therefore
rank(H) = dim(S) = m, where dim(S) is the dimension of S. The bit on the i th row and the j th column is 1 when
address bit ai is an input to the XOR-gate computing the j th set index bit. Consequently, the computation of the set
index s can be expressed as the vector–matrix multiplication over GF(2), where addition is computed as XOR and
multiplication is computed as logical AND, denoted by s = aH .
2. Null spaces
Since matrices are considered as linear transformations, they can be characterized by their null spaces. The null
space of a matrix H is the set of all addresses which map to index 0, namely N (H) = {x : xH = 0}.
The following theorem is well-known.
Theorem 2.2 (See [15]). Let A be an n × m matrix. Then
n = rank(A)+ dim N (A).
Theorem 2.3. Let A and B be n × m matrices. Then N (A) ∩ N (B) = N ([A B]), where [A B] is the augmented
matrix of A and B.
Proof. The result is obtained by the following equivalence.
x ∈ N (A) ∩ N (B) ⇔ xA = xB = 0⇔ x ∈ N ([A B]). 
3. Design of efficient XOR-based hash functions
In this section we model efficient XOR-based hash functions when the number of address bits is 2m, where m
is even or odd. We propose the new model of XOR-based hash functions for two cases. We give XOR-based hash
functions by the following.
Definition 3.1. We define XOR-based hash functions of four types as the following:
(i) m = 2k − 1 (k ∈ N), where N is the set of all positive integers.
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H1 =
(
T1
I2k−1
)
, H3 =
(
T3
I2k−1
)
, where I2k−1 is the identity matrix,
T1 = (ti j )(2k−1)×(2k−1), ti j =
1, if 1 ≤ i ≤ k, 1 ≤ j ≤ k − i + 1,1, if 1 ≤ i ≤ 2k − 1, j = 2k − i,0, otherwise.
T3 = (ti j )(2k−1)×(2k−1), ti j =

1, if i = j = 1,
1, if 1 ≤ i ≤ 2k − 1, j = 2k − i,
1, if k ≤ i ≤ 2k − 1, 3k − i − 1 ≤ j ≤ 2k − 1,
0, otherwise.
(ii) m = 2k (k ∈ N)
H2 =
(
T2
I2k
)
, H4 =
(
T4
I2k
)
, where I2k is the identity matrix,
T2 = (ti j )(2k)×(2k), ti j =
1, if 1 ≤ i ≤ k, i ≤ j ≤ k,1, if 1 ≤ i ≤ 2k − 1, j = 2k − i + 1,0, otherwise.
T4 = (ti j )(2k)×(2k), ti j =
1, if k + 1 ≤ i ≤ 2k, k + 1 ≤ j ≤ i,1, if 1 ≤ i ≤ 2k − 1, j = 2k − i + 1,0, otherwise.
Example 3.2. The following are hash functions in Definition 3.1.
H1 =

1 1 1 0 1
1 1 0 1 0
1 0 1 0 0
0 1 0 0 0
1 0 0 0 0
1 0 0 0 0
0 1 0 0 0
0 0 1 0 0
0 0 0 1 0
0 0 0 0 1

, H3 =

1 0 0 0 1
0 0 0 1 0
0 0 1 0 1
0 1 0 1 1
1 0 1 1 1
1 0 0 0 0
0 1 0 0 0
0 0 1 0 0
0 0 0 1 0
0 0 0 0 1

H2 =

1 1 0 1
0 1 1 0
0 1 0 0
1 0 0 0
1 0 0 0
0 1 0 0
0 0 1 0
0 0 0 1

H4 =

0 0 0 1
0 0 1 0
0 1 1 0
1 0 1 1
1 0 0 0
0 1 0 0
0 0 1 0
0 0 0 1

.
Theorem 3.3. (i) All m × m matrices T ′i s in Definition 3.1 are nonsingular, where i = 1, 2, 3, 4.
(ii) Each Ti ⊕ I is nonsingular, where Ti is in Definition 3.1.
Proof. By the following steps we can show that |Ti | = 1 and |Ti ⊕ I | = 1 for i = 1, 2, 3, 4.
Step 1. For the cofactor expansion, use the row or column in which the number of 1′s is only one.
Step 2. For the cofactor expansion, use the row such that the first element and the last element are 1 and the
remaining elements are 0. And go to Step 1. 
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Fig. 1. The mapping of elements to banks made by H2.
Theorem 3.4. Let H =
(
T
Im
)
= (t1, t2, . . . , tm, e1, e2, . . . , em)t be the hash function in Definition 3.1, where
T = (t1, t2, . . . , tm)t and Im = (e1, e2, . . . , em)t . And let Mi j = (tm+1−i, . . . , tm−1, tm, em+1−j, . . . , em)t , where
i + j = m. Here At is the transpose of A. Then rank(Mi j ) = m.
Proof. (a) j = 0: In this case Mi j = T . Therefore rank(Mi j ) = rank(T ) = m by Theorem 3.3.
(b) j ≥ 1: Let M ′i j = (tm, tm−1, . . . , tm+1−i, em+1−j, . . . , em)t .
Case I: T = T1 or T = T2.
Since M ′i j is the lower diagonal matrix and the elements of the main diagonal of M ′i j are all 1 and thus |M ′i j | = 1.
Hence the rows of M ′i j are independent. Since Mi j is row equivalent to M ′i j , rank(Mi j ) = rank(M ′i j ) = m.
Case II: T = T3 or T = T4.
Since M ′i j is the upper diagonal matrix and the elements of the main diagonal of M ′i j are all 1 and thus |M ′i j | = 1.
Hence the rows of M ′i j are independent. Since Mi j is row equivalent to M ′i j , rank(Mi j ) = rank(M ′i j ) = m. 
By Theorems 3.3 and 3.4, the modeled XOR-based hash functions such as the functions defined in Definition 3.1
map the patterns (rows, columns, (anti)diagonal, and rectangles) without conflict. Fig. 1 shows the mapping of all
elements to banks made by H2 in Definition 3.1 when m = 4. So the elements belonging to one of the patterns are
mapped to distinct banks. In Fig. 1, the row index is encoded in the upper 4 bits of the 8 bit vector and the column
index is encoded in the lower 4 bits. For example, 8 = 1000.
4. Conflict-free mapping in 2-way skewed-associative caches
In this section, we construct XOR-based hash functions for a 2-way skewed-associative cache of the same size that
map the same patterns conflict-free.
1. Skewing on caches
Skewed-associative caches were proposed in [1–3]. Different hash functions are used for the distinct cache banks
i.e., a line of data with address D may be mapped on line H1(D) in cache bank 1 or in H3(D) in cache bank 2, etc. This
hardware modification incurs a very small hardware over cost when designing a new processor with on-chip caches
since the hash functions can be chosen so that the implementation uses a very few gates. But a skewed-associative
cache may help to increase the hit ratio of caches and then to increase the overall performance of a processor using a
multibank cache structure [2,3].
In Fig. 2, A, B and C conflict for the same location in bank 1, but can be present at the same time, as they do not
map to the same location in bank 2.
2. Interbank dispersion
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Fig. 2. Skewed-associative cache.
In a usual X -way set-associative cache, when X + 1 lines of data contend for the same set in the cache, they are
all conflicting for the same place in the X cache banks: one of the lines must be rejected from the cache. Skewed-
associative caches can avoid this situation by scattering the data: hash functions can be chosen such that whenever two
lines of data conflict for a single location in cache bank i , they have very low probability to conflict for a location in
cache bank j (Fig. 2). Ideally, hash functions may be chosen such as the set of lines that might be mapped on a cache
line of bank i will be equally distributed over all the lines in the other cache banks. The number of similar columns
determines the degree of interbank dispersion in a 2-way skewed-associative cache. The blocks that cannot be placed
in one bank can be dispersed over all the sets in the other bank that compute the same value for the same columns. As
hash functions have more columns in common, the possibility of dispersing blocks decreases. We define the degree of
interbank dispersion between two hash functions as the following:
Definition 4.1. We define the degree of interbank dispersion (DID) between two XOR-based 2m × m hash functions
H1, H3 by
DID(H1, H3) = rank([H1 H3]).
From the definition of the DID between two XOR-based hash functions H1 and H3, we can easily see that
0 ≤ DID(H1, H3) ≤ 2m. It is assumed that each bank has the same dimension. The hash functions of
a 2-way skewed-associative cache should be designed such that the DID is maximal for every pair of hash
functions.
Remark. Vandierendonck et al. [8] defined the DID between two hash functions H1 and H3 by using the concepts of
supremum(infimum) of two functions and the concept of the dimension of column space. But we defined the DID by
using only the concept of the rank of [H1 H3].
Example 4.2. (i) Let m = 3 and define two XOR-based hash functions H1, H ′3 as the following:
H1 =

1 1 1
1 1 0
1 0 0
1 0 0
0 1 0
0 0 1
 , H ′3 =

0 0 1
0 1 1
1 1 1
1 0 0
0 1 0
0 0 1
 .
Then rank([H1H ′3]) = 5. So DID(H1, H ′3) = 5(< 6). Therefore dim N ([H1 H ′3]) = 1 by Theorem 2.2. Since
N ([H1 H ′3]) = {000000, 111101} 6= {000000},
(000000)H1 = (111101)H1, (000000)H ′3 = (111101)H ′3.
Thus H1 and H ′3 cannot avoid conflict.
(ii) Consider two XOR-based hash functions H1 and H3 defined in Definition 3.1.
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Fig. 3. Illustration of H1 and H3 and interbank dispersion.
H1 =

1 1 1
1 1 0
1 0 0
1 0 0
0 1 0
0 0 1
 , H3 =

1 0 1
0 1 1
1 1 1
1 0 0
0 1 0
0 0 1
 .
Then rank([H1 H3]) = 6, and thus DID(H1, H3) = 6. Therefore dimN ([H1 H3]) = 0 by Theorem 2.2. Since
N ([H1 H3]) = {000000}, (000000)H1 = (111101)H1 but (000000)H3 = (000) 6= (100) = (111101)H3.
Every address in the main memory is mapped to a set in bank 1 by H1 and to a set in bank 2 by H3. These functions
are illustrated in a two-dimensional plot (Fig. 3). Each axis is labeled with the possible set indices for that bank. Every
address is displayed in the grid in a position that corresponds to its set indices in each bank. For two vectors x and y
in the same row, xH3 = yH3 but xH1 6= yH1. Similarly, for two vectors u and v in the same column, uH1 = vH1 but
uH3 6= vH3.
Therefore this skewed-associative cache can avoid conflict by H1 and H3.
Fig. 3 shows that the DID of H1 and H3 is maximal. Also the element (5 : 3) represents (101 011).
The following theorem characterizes the maximality of the DID of H1 and H3.
Theorem 4.3. The degree of interbank dispersion between H1 and H3 is maximal if and only if N ([H1 H3]) = {0}.
Proof. By Theorem 2.2 and Definition 4.1, the proof is completed by the following:
DID([H1H3]) = 2m ⇔ rank([H1H3]) = 2m
⇔dimN ([H1H3]) = 0⇔ N ([H1H3]) = {0}. 
Lemma 4.4. Let T1 and T3 be matrices in Definition 3.1, where m = 2k − 1(k ≥ 3). Then rank ([T1 ⊕ T3]) = m.
Proof. By the row operation and column operation of matrix T1 ⊕ T3, we get an equivalent matrix(
Ik−1 A
O Ik
)
,
where A is a (k − 1)× k nonzero matrix. Hence
rank(T1 ⊕ T3) = rank([Ik−1 A])+ rank([O Ik]) = (k − 1)+ k = 2k − 1 = m. 
The following theorem shows that the DID between the proposed hash functions H1 and H3 is maximal. We can
see that these functions map 2m bit address to m bit set index without conflict for a 2-way skewed-associative cache.
Theorem 4.5. Let H1 =
(
T1
Im
)
and H3 =
(
T3
Im
)
for T1 and T3 be matrices in Definition 3.1, where m = 2k−1 (k ≥ 3).
Then rank([H1 H3]) = 2m.
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Proof. Since [H1 H3] =
(
T1 T3
Im Im
)
⇒
(
Im Im
O T1 ⊕ T3
)
⇒
(
Im O
O T1 ⊕ T3
)
, by Lemma 4.4, rank([H1 H3]) =
rank([Im O])+ rank([O T1 ⊕ T3]) = m + m = 2m. 
Corollary 4.6. Let H1 =
(
T1
Im
)
and H3 =
(
T3
Im
)
for T1 and T3 be matrices in Definition 3.1, where m = 2k−1 (k ≥ 3).
Then N ([H1 H3]) = {0}.
Remark. By the similar proof, we can show that Theorem 4.5 and Corollary 4.6 hold for H2 and H4, where m = 2k.
5. Conclusion
In this paper we designed new XOR-based hash functions by using the concepts of rank and null space. We
constructed conflict-free hash functions which are of different types according to whether m is even or odd. Also we
showed that the DID between the proposed hash functions is maximal. By the results we showed that these functions
map without conflict for a 2-way skewed-associative cache.
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